How do I install the Kicad Pcb skill?

Run npx skillmds@latest add avatarsd/kicad-pcb in your terminal (requires Node.js), paste this page's agent-chat prompt into Claude, Cursor, or any MCP-connected agent, or download the SKILL.md file and copy it into your agent's skills directory.

Is Kicad Pcb safe to use?

This skill has not completed SkillMD's automated safety review yet. SkillMD never runs a skill's scripts for you; review the SKILL.md before installing.

Which AI agents work with Kicad Pcb?

This skill is tagged as working with Claude Code, Claude.ai, OpenAI Codex. SKILL.md is an open format, so most agents that read a skills directory can load it too.

Is Kicad Pcb free to use?

Yes. Installing skills from SkillMD is free, and the skill stays under its author's original license.

Who published Kicad Pcb?

AvatarSD (@avatarsd) published this skill. Their other Agent Skills are listed on their SkillMD profile.

Kicad Pcb by avatarsd — Agent Skill

Name: Kicad Pcb
Author: AvatarSD

Kicad Pcb

Stage footprints on a KiCad PCB so Update-PCB-from-Schematic adopts them without duplicates, probe board geometry, run DRC, and render layers for inspection. Use when asked to put footprints on the pcb, prepare a board for layout, or verify a .kicad_pcb change.

AvatarSD 8be888b 2.0 KB Updated Sep 17, 2026

File contents

PCB footprint staging & board ops

Engine: $(kx root)/kicad_lib/pcb.py (python API: PYTHONPATH= or cwd=; CLI: kx is on PATH) (netlist, load_footprint, stage, edge_cuts_bbox, empty_board_from). Worked example: tests/test_pcb.py.

Staging flow (Update-PCB adopts, no duplicates)

pcb.netlist(SCH) → comps[ref]["tstamps"] — that uuid IS the link; nets is the connectivity ground truth (assert designed members!). Root-sheet local-label nets are prefixed "/" (/VOUT); power nets (GND, VCC) are not.
pcb.load_footprint(mod_path, "Lib:Name") — renames for the board, strips file headers (.kicad_mod has no top-level uuid; instances do).
pcb.stage(board, fpdef, ref, value, at, tstamps_uuid, sheetfile) — inserts after the layer clause: uuid, at, path "/", sheetname, sheetfile; sets Reference/Value; refreshes EVERY item uuid. Pads stay netless — the sync fills them.
Stage in a grid CLEAR of the outline: pcb.edge_cuts_bbox(board).
Gates: save → reparse → kicad-cli pcb export svg accepts → render PNG → eyeball → commit.

Notes

pcb.empty_board_from(donor) builds a minimal valid board (header + layer stack + setup + net 0) from any existing .kicad_pcb, read-only.
DRC: kicad-cli pcb drc --output drc.rpt --severity-all BOARD — set-diff vs baseline exactly like ERC (kicad-review skill).
.kicad_pcb round-trips BYTE-IDENTICAL (validated on a 2.3 MB real board): pcb pts dialect (≤5 points inline, then 4-per-line chunks) + token wrap at column 72 — sexp.dumps sniffs the root tag, or pass dialect="pcb" when serializing subtrees. Hand-edits diff zero-noise.
Update-PCB direction is sch→pcb only; never edit refs on the board.

---name: kicad-pcbdescription: Stage footprints on a KiCad PCB so Update-PCB-from-Schematic adopts them without duplicates, probe board geometry, run DRC, and render layers for inspection. Use when asked to put footprints on the pcb, prepare a board for layout, or verify a .kicad_pcb change.---# PCB footprint staging & board opsEngine: `$(kx root)/kicad_lib/pcb.py`(python API: PYTHONPATH=<repo> or cwd=<repo>; CLI: `kx` is on PATH)(`netlist`, `load_footprint`, `stage`, `edge_cuts_bbox`,`empty_board_from`). Worked example: `tests/test_pcb.py`.## Staging flow (Update-PCB adopts, no duplicates)1. `pcb.netlist(SCH)` → `comps[ref]["tstamps"]` — that uuid IS the link; `nets` is the connectivity ground truth (assert designed members!). Root-sheet local-label nets are prefixed "/" (`/VOUT`); power nets (GND, VCC) are not.2. `pcb.load_footprint(mod_path, "Lib:Name")` — renames for the board, strips file headers (.kicad_mod has no top-level uuid; instances do).3. `pcb.stage(board, fpdef, ref, value, at, tstamps_uuid, sheetfile)` — inserts after the layer clause: uuid, at, path "/<tstamp>", sheetname, sheetfile; sets Reference/Value; refreshes EVERY item uuid. Pads stay netless — the sync fills them.4. Stage in a grid CLEAR of the outline: `pcb.edge_cuts_bbox(board)`.5. Gates: save → reparse → `kicad-cli pcb export svg` accepts → render PNG → eyeball → commit.## Notes- `pcb.empty_board_from(donor)` builds a minimal valid board (header + layer stack + setup + net 0) from any existing .kicad_pcb, read-only.- DRC: `kicad-cli pcb drc --output drc.rpt --severity-all BOARD` — set-diff vs baseline exactly like ERC (kicad-review skill).- .kicad_pcb round-trips BYTE-IDENTICAL (validated on a 2.3 MB real board): pcb pts dialect (≤5 points inline, then 4-per-line chunks) + token wrap at column 72 — sexp.dumps sniffs the root tag, or pass dialect="pcb" when serializing subtrees. Hand-edits diff zero-noise.- Update-PCB direction is sch→pcb only; never edit refs on the board.

Frequently asked questions