← all publishers

LilithSemi

@lilithsemi source repo

Report this profile Claim this profile

• 14 skills
• 0 followers
• 15 hours ago last updated

1. ▌
   Fpga Bringup · lilithsemi bundle

   Use when loading a bitstream onto a physical FPGA and driving or observing it over JTAG or GPIO, especially bit-banged JTAG from a host like a Raspberry Pi, or when configuration silently fails
   0
   installs
2. ▌
   Rtl Area Timing · lilithsemi bundle

   Use when optimizing RTL microarchitecture for area or clock frequency (Fmax), a design is too big to fit or too slow to meet timing, a wide multiply or barrel shifter is the critical path, or a "compute everything and select" datapath is too large
   0
   installs
3. ▌
   Soc Integration · lilithsemi

   Use when composing an SoC from peripherals and a bus fabric, or when generating device trees, ACPI tables, docs, or pin lists from a hardware description and they keep drifting out of sync
   0
   installs
4. ▌
   Rohd Rtl Gotchas · lilithsemi bundle

   ROHD RTL Gotchas
   0
   installs
5. ▌
   Tapeout Precheck · lilithsemi

   Use when preparing a design for tapeout or an MPW shuttle submission (wafer.space style), running DRC/LVS signoff, packaging the GDS, or deciding whether a physical-verification failure is safe to wave; covers metal-layer and std-cell rules
   0
   installs
6. ▌
   Hdl Module Design · lilithsemi bundle

   Use when writing, refactoring, or deciding how to test an HDL module, component, or IP block (ROHD, Chisel, SpinalHDL, Verilog, VHDL) and you need it parameterized, validated, and covered by exhaustive tests rather than a one-off
   0
   installs
7. ▌
   Nix Eda Packaging · lilithsemi

   Use when packaging EDA or hardware toolchains in Nix (Yosys, OpenROAD, simulators, vendor tools) and hitting dlopen/plugin/runtime-path failures, or writing derivations and build phases for hardware tooling on aarch64-linux
   0
   installs
8. ▌
   Bare Metal Bringup · lilithsemi bundle

   Use when bringing up bare-metal or kernel code on a new architecture, SoC, or board (RISC-V, ARM, x86, ESP32) and it won't boot, hangs after boot, or faults early; covers trap vectors, MMU/PMP, syscall ABI, and boot ordering
   0
   installs
9. ▌
   Codegen Validation · lilithsemi

   Use when building or debugging a compiler backend, codegen, or assembler and you need to prove the generated machine code is correct by executing it on a real CPU or a fast emulator, not just inspecting the output
   0
   installs
10. ▌
    Fpga Synthesis Fit · lilithsemi bundle

    Use when synthesizing RTL to an FPGA with yosys/nextpnr (ECP5/Lattice and similar), fighting area or routing congestion, measuring Fmax, deciding why a design won't fit or route, or instantiating block RAM; covers the pre-pack vs post-pack metric trap
    0
    installs
11. ▌
    Firmware Boot Chain · lilithsemi bundle

    Use when building or debugging a firmware and boot chain (RISC-V SBI, UEFI, ACPI, a bootloader handoff like Limine to an OS) or adding measured boot with a TPM, and a stage fails to hand off to the next
    0
    installs
12. ▌
    Reference Driven Rohd · lilithsemi

    Use when implementing a hardware block, protocol, peripheral, or ISA feature in ROHD and you should ground it in the authoritative spec, existing reference implementations, and reusable libraries you fetch first, instead of writing it from memory
    0
    installs
13. ▌
    Silicon Grade Discipline · lilithsemi

    Use when writing hardware, firmware, verification, or tooling code that will reach real silicon, and you face a tradeoff between shipping fast and shipping correct; covers failures-should-fail, no over-engineering, no-panic, and test coverage
    0
    installs
14. ▌
    Differential Verification · lilithsemi bundle

    Use when verifying a hardware DUT (a CPU core, FPGA, or netlist) against a golden reference model, building coverage-guided fuzzing, or detecting where silicon diverges from a simulator like Spike, an emulator, or SPICE
    0
    installs